tooth waves. Here the speed is proportional to the frequency of the sawtooth waves and the resolution is increased by decreasing the frequency of the sawtooth waves. Thus for practical purposes, one has to look for a compromise between resolution and the speed of conversion. Moreover, the speed of conversion is constant in this system and this is an advantage over other A/D converters. We observed that the measurement starts from approximately 50 mV, because of the V,, saturation voltage. The capacitor does not discharge to 0 V. In order to overcome this problem one can connect the emitter of transistor BC 109 to negative voltages so that the minimum level of the sawtooth voltage can be set at zero or even at negative voltages. When doing this one has to take care that the transistor does not enter into conduction without the triggering pulse from the previous stage.
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Abstract-The application of dual-port memory (DPhWbased dual and triple microprocessor systems for improving the speed of transducer output signal processing which involves corrections, using interpolating pollnomials, for input-output nonlinearities and effects of disturbing variables, is presented. Significant processing speed improvement over single microprocessor implementation is sboan bl analytical evaluation.
I. I N T R O D U C T I O~
A technique to correct transducer nonlinearities and disturbing variable effects using an 8-bit microcomputer has been described by Mahana and Trofimenkoff [ I ] . They have shown how interpolating polynomials may be used to fit calibration data, and then compute the actual value of a primary variable in two alternative methods: 1) direct computation of the polynomials and 2) use of a multidimensional look-up table. The first method is more accurate but takes a long time for computation (of the order of a few seconds), while the second method, though faster, is not very accurate. In this paper. we consider an alternative approach for I ) , which uses dual and triple microprocessor systems for improving the processing speed so that higher accuracy is not traded off with processing speed as in 2). The details of interpolating polynomials, architectural, and operational aspects of dual and triple microprocessor systems, task allocation, and an analytical evaluation of processing speed improvement are given in the following sections. gineering, Indian Institute of Science, Bangalore, 560012 India.
INTERPOLATING POLYNOMIALS
Let P, be the primary variable, and Py and P, be two disturbing variables. Corresponding to P.z, P?, and P,, let x, y , and z , respectively, be the transducer output values after A/D conversion. Letf be the value of P, if the effect of nonlinearities and the two disturbing variables is taken into account. Then, the interpolating polynomials are as follows:
where a,( y , z ) ( 
where
w h e r e c g i ( k = O , l ; . . , p ; j = O , l , -. . , m ; i = O , l ; . . , n ) are constant coefficients.
The calibration protocol to determine the cA,, coefficients has been detailed in [ l ] . Once the cAJ, coefficients have been determined, they can be stored in the ROM, and the value of the primary vari- 
DUAL A N D TRIPLE MICROPROCESSOR SYSTEMS
The proposed triple microprocessor system architecture for transducer output signal processing is shown in Fig. 1 . For a dual microprocessor system, the microprocessor 3 ( M P , ) and the associated hardware are eliminated. Under normal operation, simultaneous access to the same DPM location, which results in access conflict, is not allowed, and simultaneous sharing of data is achieved by data duplication, and the passing of results is performed by means of predefined signaling protocols. The interprocessor communication hardware consists of 8-bit token registers for information token passing, tri-state buffers, and interrupt flip-flops for interprocessor signaling.
Suppose microprocessor 2 ( MP2 ) wants to signal microprocessor 1 ( M P , ), then, MP2 loads an appropriate token into the token register of MP,. This action, simultaneously, causes the intempt line of M P , to be activated. In response to the interrupt, M P , reads the token, simultaneously deactivating the interrupt signal. This completes the interprocessor signaling protocol.
In the triple microprocessor system, mutually exclusive access to the DPM is permitted in terms of memory segments of fixed size. The size and the number of memory segments must be fixed up depending upon the application so that at no time a microprocessor has to wait for long periods for the availability of a memory segment. In applications wherein a microprocessor has to pass a large amount of common data to the other two microprocessors. much time is wasted in duplicate writing of common data. To avoid this. modules to which it is connected. For example, MP, has BMS, which corresponds to identical memory blocks in DPM,2 and DPM,,. The address decoding and read-write control logic for MPI with respect to DPM,, and DPM13 is so designed that whenever MP, writes into BMS,, the data is written into both DPM,, and DPM,,. The use of BMS results in considerable time saving in applications that demand short real-time response time.
IV. COMPUTATION CYCLE AND TASK ALLOCATION
Basically, a computation cycle consists of the following three steps.
1) The microprocessors acquire values corresponding to x, y , and z through the ADC's interfaced to them, and after necessary scaling, store them in the DPM's. MP, after receiving signals from MP, and MP,, stores data necessary for MP2 and MP3 in the corresponding DPM's, and signals MP2 and MP3 to start the computation.
2 ) The three microprocessors compute, concurrently, the polynomial coefficients and part of ( l ) , performing interprocessor signaling whenever necessary.
3) MP, computes the value o f f using the results produced by the three microprocessors.
Under task allocation, the computational load of each microprocessor, and the order of computation is determined. The most optimal task allocation depends on the relative values of m, n, and p in (1)-(3) . For illustration, shown in Table I is the task allocation for the dual microprocessor system for the case of one disturbing variable. In this table, ai( y ) is abbreviated as ai. The choice of i, in the table, is made as follows. Let a = floating-point multiplication time, b = floating-point addition time, k = largest integer 5 log, i, and h = number of 1's in the binary representation of i. Then, the value of i for odd n is chosen so that the value of the
is a minimum. Similarly, for even n, the value of i is chosen so that the value of the expression and then multiplying the selected terms to make x ' .
The task allocation for the dual microprocessor system for the two disturbing variables, and for the triple microprocessor system is also made so that the overall computational load distribution among the microprocessors is uniform, and the computation time is minimized.
v. ANALYTICAL EVALUATION OF PROCESSING SPEED
The analytical evaluation of speed of computation for the dual and triple microprocessor systems, R .th respect to a given task allocation, is carried out by individually finding analytical expressions for the computation time for each phase of computation for each microprocessor, and the expression for the least time taken to complete the cycle of computations is determined. For the task allocation of Table I T, = interprocessor signaling time.
Case 2: n Even 
